


This is a datasheet of the PD7227 based on various sources of documentation for the μPD7227 LCD controller/driver chip. It features pinout and full command reference among other things.

NOTE: This datasheet is currently incomplete!

Features

- Direct LCD drive
- 8 time-sharing (single/multi-chip)
- 16 time-sharing (multi-chip)
- Expandable multi-chip display
- 5x7 character generator
- 8-bit serial I/O
- CMOS

Pinout (top view)



Block diagram

todo

Pins

SI Inputs serial commands and data.

SO/ $\overline{\text{BUSY}}$ This pin functions not only as serial output (SO) but also as the BUSY signal that permits and inhibits serial data transfer.
(more to be added)

$\overline{\text{SCK}}$ This pin inputs the serial clock that shifts the contents of the serial register, latches a signal from the SI pin and outputs serial data on the SO pin.

$\text{C}/\overline{\text{D}}$ Specifies if the incoming serial data is a command or data. When high (command), the BUSY function of the SO/ $\overline{\text{BUSY}}$ terminal is selected. When it's low (data) the SO function is selected.

Operating mode	$\text{C}/\overline{\text{D}}$	SO/ $\overline{\text{BUSY}}$	SI
Write, AND, OR and Character modes	0	SO	Data input
	1	$\overline{\text{BUSY}}$	Command input
Read mode	0	SO	Invalid
	1	$\overline{\text{BUSY}}$	Command input

SYNC This pin performs the wire-OR operation to increase the number of multi-chip display digits. When multiple chips are being used, one of the chips is selected as the master chip and the SYNC pin of the master is used as output and on as input on the slaves. The SMM (Set Multiplexing Mode) is used to configure this.

$\overline{\text{CS}}$ Chip select signal. When this is low, the serial communication is enabled.

C ₀ - C ₃₉	Column outputs to the LCD.
R ₀ - R ₁₅	Row outputs to the LCD.
V _{LC1} - V _{LC4}	LCD drive voltage input pins that generate the LCD drive signals (C _n and R _n).
RESET	High active reset pin.
CLOCK	External clock input. When multiple chips are configure, a clock signal with the same frequency and phase should be used for all the chips.
V _{DD}	Positive power supply.
V _{SS}	Ground.

Commands

Here's a summary of the available commands. Detailed information on the commands is available below.

Bits								Hex	Command	Description
7	6	5	4	3	2	1	0			
0	0	0	1	0	F ₂	F ₁	F ₀	10-17	Set Frame Frequency	Sets the frame frequencies.
0	0	0	1	1	M ₂	M ₁	M ₀	18-1F	Set Multiplexing Mode	Sets time-sharing count, row driver function, memory bank and SYNC port function.
0	0	0	0	1	0	0	E	08-09	Display On/Off	Sets if the display should be enabled or not.
0	1	1	0	0	0	P ₁	P ₀	60-63	Set Read Mode	Sets read mode.
0	1	1	0	0	1	P ₁	P ₀	64-67	Set Write Mode	Sets write mode.
0	1	1	0	1	0	P ₁	P ₀	68-6B	Set OR Mode	Sets OR mode.
0	1	1	0	1	1	P ₁	P ₀	6C-6F	Set AND Mode	Sets AND mode.
0	1	1	1	0	0	1	0	72	Set Character Mode	Sets character mode.
0	1	0	B ₂	B ₁	B ₀	P ₁	P ₀	40-5F	Bit Set	Sets the bits specified by B ₀ - B ₂ at the data pointer.
0	0	1	B ₂	B ₁	B ₀	P ₁	P ₀	20-3F	Bit Reset	Clears the bits specified by B ₀ - B ₂ at the data pointer.
1	B	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	80-FF	Load Data Pointer	Loads the immediate data pointer where D is the address and B is the memory bank.

P ₁	P ₀	Data pointer operation
0	0	The pointer is incremented by 1 every time data is input/output.
0	1	The pointer is decremented by 1 every time data is input/output.
1	0	---
1	1	No change.

Set Frame Frequency (SFF)

Sets the frame frequencies. The frame frequencies are obtained by demultiplying the clocks input from the CLOCK pin by the demultiply rates specified by bits F₂ through F₀.

F ₂	F ₁	F ₀	Frame frequency
0	0	0	f _{cl} /2 ¹⁴
0	0	1	f _{cl} /2 ¹³
0	1	0	f _{cl} /2 ¹²
0	1	1	f _{cl} /2 ¹¹
1	0	0	f _{cl} /2 ¹⁰

f_{cl} is the clock frequency.

Set Multiplexing Mode (SMM)

Specifies the time-sharing count, the I/O operation of the SYNC pin and data memory banks (effective only for the 8 time-sharing specification). This command also selects the row driver functions.

M ₂	M ₁	M ₀	Time-sharing count	Row driver function	SYNC pin	Memory bank
0	0	0	8	ROW0-ROW7	Input	Bank 0
0	0	1				Bank 1
0	1	0			Output	Bank 0
0	1	1				Bank 1
1	0	0	16	ROW8-ROW15	Input	Banks 0 and 1
1	0	1				
1	1	0		ROW0-ROW7	Output	
1	1	1				

Display Off (DISP OFF)

Erases the LCD display indicating the relationship between the row and column signals regardless of the data in memory.

Display On (DISP ON)

Displays data according to the data in memory.

Set Read Mode (SRM)

Sets read mode and data pointer operation. Every time data is read the contents of the memory addressed by the data pointer is loaded to the serial register.

Set Write Mode (SWM)

Sets write mode and data pointer operation. This mode writes serial data directly to the memory addressed by the data pointer.

Set OR Mode (SORM)

Sets OR mode and data pointer operation. The serial data is ORed with the contents of the memory addressed by the data pointer and stored at the same address.

Set AND Mode (SANDM)

Sets AND mode and data pointer operation. The serial data is ANDed with the contents of the memory addressed by the data pointer and stored at the same address.

Set Character Mode (SCM)

Sets character mode. In this mode, the serial data is sent to the character generator which writes a 5x7 character into memory. The data pointer is incremented by 5 each time.

Bit Set (BSET)

Sets the bits specified by B₀ through B₂ of the memory addressed by the data pointer. Control is returned to the previously selected mode after this command has been executed.

Bit Reset (BRESET)

Clears the bits specified by B₀ through B₂ of the memory addressed by the data pointer. Control is returned to the previously selected mode after this command has been executed.

Load Data Pointer Immediate (LDPI)

Loads the data pointer with immediate data. B specifies what bank to use.

Character table

todo